


[illegible]

### Figure 1

FIGURE 2





FIGURE 3






FIGURE 4

000000 02075950

Targetted schedule time

DOCSIS Scheduler Jitter

10 ms

Schedule time of first packet

Guard Band

Next Open Slot # 1 4

# 5 # 1 0 open # 9 open # 6 open open open open open open open # 7 # 1 3 # 4 open open # 1 open # 2 open # 8 open # 1 2 open # 1 1 open # 3 open

39

39

**P** **I** **N** **T**




FIGURE 6

The diagram illustrates the Upstream Flow Module and its associated Memory structure.

**Upstream Flow Module:**

- Input:** Upstream Packets enter the Packet Parser (49).
- Processing Flow:** Data flows from the Packet Parser (49) to the Incoming QOS Module (50), then to the Bin Module (51), and finally to the Output Queue Module (52).
- Memory Management:** The Memory Management Module (53) is connected to the Incoming QOS Module (50) and the Bin Module (51). It also has a bidirectional connection to the Command Module (54).
- Output:** Data is sent from the Output Queue Module (52) to the Command Module (54).


**Memory (48):**

Packets	Buffer Descriptors	Buffer Descriptor Pool	SID to QOS Table	QOS Parameters	SID Queues	Bin Queues and Tables	Output Queues	Command Queues
---------	--------------------	------------------------	------------------	----------------	------------	-----------------------	---------------	----------------

FIGURE 7

[illegible]

FIGURE 8





Sorting Bin for a given rate

T8	T7	T6	T5	T4	T3	T2	T1	T0
----	----	----	----	----	----	----	----	----

1/throughput rate (time)

$F(\text{jitter}, \text{latency})$   
(time)

FIGURE 9

The diagram illustrates the architecture of the Bridging and Routing Module. It is divided into two main sections: Memory and the Bridging and Routing Module itself.

**Memory Section:**

- Memory:** A large block containing several data structures:
  - Packets
  - Buffer Descriptor Pool
  - Buffer Descriptors
  - SID to CMID Table
  - UF Output Queue
  - DF Input Queue
  - PCI Input and Output Queues
  - MI Input and Output Queues
  - Bridge Queue
  - Command Input and Output Queues

**Bridging and Routing Module Section:**

- 53 Memory Management Module:** A central module that interfaces with the Memory section and the other modules within the Bridging and Routing Module.
- 58 Network Interface Module:** Interfaces with the Memory Management Module and the Network Interface.
- 59 CAM Interface Module:** Interfaces with the Memory Management Module and the CAM.
- 60 PCI Interface Module:** Interfaces with the Memory Management Module and the PCI Bus Interface.
- 61 Command Interface Module:** Interfaces with the Memory Management Module and the Command Interface.
- 41 CAM:** Connected to the CAM Interface Module.
- Network Interface:** Connected to the Network Interface Module.
- PCI Bus Interface:** Connected to the PCI Interface Module.
- Command Interface:** Connected to the Command Interface Module.

The diagram shows the flow of data and control signals between these components, with bidirectional arrows indicating communication in both directions.

FIGURE 10

